

# Utpal Bora

Ph.D. Student in Programming Languages and Compilers at IIT HYDERABAD

✉ cs14mtech11017@iith.ac.in

✉ cs14m15p100001@iith.ac.in

🐦 @utpal4060




🌐 borautpal

🌐 utpalbora

🌐 Utpal Bora

🌐 utpalbora.com

## Education

- Aug 2014 – present  Integrated **M.Tech. & Ph.D. in Programming Languages and Compilers** in the *dept. of Computer Science & Engineering* at IIT HYDERABAD (IITH), under the supervision of **Dr. Ramakrishna Upadrasta** and **Dr. Saurabh Joshi**.
- Aug 2005 – Jul 2009  **B.Tech., Electronics & Communication Engineering**, **DR. B. R. AMBEDKAR NATIONAL INSTITUTE OF TECHNOLOGY JALANDHAR (NIT Jalandhar)**. 

## Publications



### Journal Articles

- 1 **Bora, U.**, Das, S., Kukreja, P., Joshi, S., Upadrasta, R., & Rajopadhye, S. (2020a). Llov: A fast static data-race checker for openmp programs [to be published]. *ACM Trans. Archit. Code Optim.*, 17(4).  
<https://doi.org/10.1145/3418597>
- 2 Jain, S., **Bora, U.**, Kumar, P., Sinha, V. B., Purini, S., & Upadrasta, R. (2019). An analysis of executable size reduction by llvm passes. *CSI Transactions on ICT*, 7(2), 105–110. <https://doi.org/10.1007/s40012-019-00248-5>

### Miscellaneous

- 1 **Bora, U.**, Das, S., Kukreja, P., Joshi, S., Upadrasta, R., & Rajopadhye, S. (2020b). Llov: A fast static data-race checker for openmp programs [Technical Talk, LLVM Performance Workshop at CGO].
- 2 **Bora, U.**, Das, S., Kukreja, P., Joshi, S., Upadrasta, R., & Rajopadhye, S. (2020c). Llov: A fast static data-race checker for openmp programs [Technical Talk, RHPL Workshop at FSTTCS].
- 3 Kukreja, P., Shukla, H., & **Bora, U.** (2019). DataRaceBench FORTRAN [Github].
- 4 Dangeti, T. K., **Bora, U.**, Das, S., Grosser, T., & Upadrasta, R. (2017). Improved loop distribution in llvm using polyhedral dependences [Lightning Talk, LLVM-HPC Workshop at SC].
- 5 **Bora, U.**, Doerfert, J., Grosser, T., & Upadrasta, R. (2016). GSoC 2016: PolyhedralInfo - Polly as an analysis pass in LLVM [Lightning Talk, US LLVM Dev Meet].
- 6 **Bora, U.**, & Pratik, B. (2016). Introduction to llvm compiler infrastructure [Invited Talk, GDG DevFest Hyderabad].
- 7 Das, S., Kumar, D. T., **Bora, U.**, & Upadrasta, R. (2016). A comparative study of vectorization in compilers [Poster, HiPC].










## Experience

- Aug 2015 – Jan 2016  **Research Internship** at AMD INDIA PVT. LTD. in the Compilers team. Worked on using Polyhedral program analysis in LLVM.
- Dec 2009 – May 2014  **Software Developer** at DXC TECHNOLOGY (formerly CSC INDIA PVT. LTD.): 4 years 6 month's work experience as application Software Developer.
- Worked on design and development of business applications for insurance domain.
  - Experience in C# for frontend and Microsoft SQL Server for backend development.
  - Experience in all aspects of the application delivery lifecycle from business change, initiation, design & build through to deployment, test & operational support i.e end to end SDLC.

## Recognition




---

### Awards and Achievements

- Feb 2020  Awarded a *student travel grant* by the ACM SIGPLAN to attend CGO 2020.
- Aug 2018  Selected with travel grant for the ECOOP/ISSTA '18 SUMMER SCHOOL, Amsterdam, Netherlands. (Could not attend)
- 2016-17  Awarded *student travel grants* by the LLVM Foundation to attend the LLVM Developers' Meetings in 2016 & 2017.
- June 2016  Successfully completed **Google Summer of Code** project *Polly as an Analysis Pass in LLVM* with the LLVM Compiler Infrastructure organization. [GSoC Project](#), [Blog](#).
- Aug 2015  Awarded the **Visvesvaraya Ph.D. Fellowship**, (MeitY, India).
- Jun 2015  Represented IIT HYDERABAD in Japan in a research collaboration visit to RITSUMEIKAN University, Japan in June 2015.
- Mar 2015  Received **Academic Excellence Certificate** for outstanding academic performance in M.Tech. program, which is awarded to the class topper.
- May 2014  Secured All India Rank 239 among 155 thousand students (**99.8% percentile**) in GATE-2014 examination in CS & IT branch having done B.Tech in ECE branch.
- Oct 2010  Awarded **Star Performer of the Quarter** at CSC INDIA PVT. LTD. for outstanding performance in Q3 2010.



### Projects

---

- 2017  **Loop Nest Optimization:** We developed an infrastructure in LLVM to perform loop nest optimizations (LNO) such as loop distribution, statement reordering, and loop vectorization using polyhedral reduced dependence graph. This work was presented in LLVM-HPC [6] at SC-17.
- 2019  **DRB FORTRAN:** Implemented a benchmark of OpenMP kernels in FORTRAN for data race detection. It contains kernels with data races and kernels without known races. The benchmark is released under open source licence ([Github](#)).
-  **LLOV:** We developed LLOV- A Fast Static Data-Race Checker for OpenMP Programs [1]. The tool is available to download for free ([Github](#)).





### Teaching Experience

---

- 2015-2020  Teaching assistant for Advanced Compiler Design, Compiler Engineering, and Topics in Compiler Optimizations courses at IIT HYDERABAD.
- 2016-2020  Taught LLVM in Compiler Engineering courses at IIT HYDERABAD.

### Skills

---

- Languages  Strong reading, writing and speaking competencies for English, Assamese, and Hindi.
- Coding  C, C++, OpenMP, LLVM, Python, SQL, XML/XSL,  $\LaTeX$ , ASP.NET, C#.NET.
- Databases  MySQL, Microsoft SQL Server.
- Web Dev  HTML, CSS, JavaScript, Apache Web Server, IIS Web Server.
- Misc.  Git, Shell Scripting, LXC, Docker.